We report that the dependence of the lifetime of hydrogenated amorphous silicon ͑a-Si:H͒ thin-film transistors ͑TFTs͒ versus channel sheet resistance ͑R sheet ͒ exhibits two distinctly different regimes. At low R sheet ͑high gate electric field͒ the lifetime is strongly dependent on R sheet , decreasing as R sheet is decreased. At high R sheet ͑low gate electric field͒, the lifetime becomes independent of R sheet . These two regimes of lifetime are dominated by different degradation mechanisms. By including hydrogen dilution in the deposition process, the extrapolated time for the 10% and 50% decay of the TFT current under dc operation in the low gate field regime can be raised to over 2 and 1000 yr, respectively. © 2009 American Institute of Physics. ͓doi:10.1063/1.3238559͔
The electrical stability of hydrogenated amorphous silicon ͑a-Si:H͒ thin-film transistors ͑TFTs͒ is important for new large-area applications such as active-matrix organic lightemitting diode ͑AM-OLED͒ displays. The threshold voltage of a-Si:H TFTs increases during operation, reducing the TFT drive current.
1,2 It is well-known that AM-OLED displays are far more sensitive to the TFT threshold voltage shift than active-matrix liquid crystal displays. 3, 4 In this letter, we demonstrate two regimes of a-Si:H TFT lifetime versus the TFT channel sheet resistance and explain their physical origins. We also show that at a high channel sheet resistance, the extrapolated TFT lifetime can be raised to over 2 and 1000 yr for 10% and 50% current decay under dc operation, respectively. Finally, we compare the lifetime of our a-Si:H TFTs with other a-Si:H TFTs in the literature as well as other TFT technologies.
TFTs were first fabricated with a back-channel etched process, 3 using "standard" a-Si:H ͑grown from pure silane at 250°C͒ and 300-nm-thick standard gate nitride ͑grown from silane and ammonia at 300°C͒, both by plasma-enhanced chemical vapor deposition ͑PECVD͒. dc stress measurements were performed in the linear and saturation modes by applying drain-source voltages of 0.1 V ͑for gate voltages up to 120 V͒ and 15 V ͑for gate voltages up to 10 V͒, respectively, and the TFT current decay was measured over time ͑Fig. 1͒. Because the current decays faster ͑lifetime is lower͒ at high gate voltages ͑low channel sheet resistance͒, from an application point of view, it is useful to examine the lifetime versus channel sheet resistance. The channel sheet resistance ͑R sheet ͒ is defined as ͑V DS / I TFT,lin ͒ · ͑L / W͒, where V DS is the drain-source voltage, I TFT,lin is the TFT current in the linear mode, L is the channel length, and W is the channel width. We choose channel sheet resistance instead of gate voltage since the drain current and circuit delay can be determined directly from the channel sheet resistance without being affected by changes in the gate insulator capacitance, carrier mobility, and initial threshold voltage.
The lifetime for a 10% decay of current ͑ 10% ͒ from the data of Fig. 1 shows two different regimes ͑Fig. 2͒. At low channel sheet resistance there is a tradeoff between high lifetime and low channel sheet resistance ͑both desirable device parameters͒. At high channel sheet resistance, the lifetime becomes independent of channel sheet resistance.
To understand the physical origin of the two regimes, we extracted the TFT threshold voltage rise ͑⌬V T ͒ from the decay of current ͑Fig. 3͒, assuming negligible shift in mobility and other TFT parameters.
1- 4 We assume first-order TFT equations in the linear and saturation regimes
where k is defined as FE C ins ͑W/2L͒, V GS is the gate-source voltage, V T0 is the initial threshold voltage, FE the fieldeffect mobility of carriers ͑electrons͒, and C ins the gate dielectric capacitance per unit area, i.e., ins / t ins , where ins and t ins are the dielectric constant and thickness of the gate dielectric ͑ ins = 7.4 0 for nitride͒. The subscripts "lin" and "sat" refer to the linear and saturation modes, respectively. Qualitatively, the two regimes may be understood as follows. The TFT threshold voltage shift is caused by the channel electrons trapped into the gate nitride or the defects created in the a-Si:H channel.
1,2 The channel sheet resistance increases with the drop in the number of mobile channel electrons, n chan ͑note
where V T is the TFT threshold voltage, Q trap is the trapped charge ͑Q trap Ͻ 0͒, and q is the electron charge͒. The fractional change in channel sheet resistance is
where E ins is the gate electric field, defined as V GS / t ins . In writing Eq. ͑2͒, we assume the gate insulator is thick compared to the a-Si:H/nitride interface region where charge trapping occurs͒. At low gate electric fields ͑V GS Ͻ ϳ 7.5 V for our nitride thickness͒, the threshold voltage shift is dominated by defect creation in a-Si:H and electron trapping in these defects. 3, 4 The rate of this process ͑and thus the trapped charge͒ and ⌬R sheet are proportional to the number of mobile channel electrons. 2, 5 Thus ⌬R sheet / R sheet ͑and thus the TFT lifetime͒ is independent of R sheet in this regime, explaining the observation in Fig. 2 . At high gate fields ͑V GS Ͼ ϳ 30 V͒, the threshold voltage shift is dominated by charge trapping in the PECVD gate nitride, where FowlerNordheim tunneling is dominant at room temperature, 6 resulting in an approximately quadratic dependence on the gate electric field. 7 Therefore at high gate fields, ⌬R sheet / R sheet ϰ E ins . The TFT lifetime drops with increasing the gate electric field ͑lowering R sheet ͒, again consistent with Fig. 2 .
The two regimes of lifetime may be quantitatively modeled as follows. In the low-field regime ͑subscript "low-V GS "͒, the threshold voltage shift may be approximated by a power law 1,2 ͑␤ and 0 are constants͒,
The saturation regime is important at low fields because it is the desired operation regime for driving OLEDs. In this regime, ⌬V T,sat,low-V GS = ͑2 / 3͒⌬V T,lin,low-V GS as n chan is lower by a factor of 2/3 compared to the linear mode. 5 For our standard TFTs, ␤ = 0.45 and 0 = 2.8ϫ 10 6 s. Using Eqs. ͑3͒ and ͑1a͒, the low-field lifetime in the linear regime is
Using Eqs. ͑1b͒ and ͑3͒ ͑including the 2/3 factor͒, the lowfield lifetime in saturation is lower than that in the linear regime by a factor of ͓͑2 / 3͒ · ͑1+ ͱ 0.9͔͒ 1/␤ . This is because of a higher sensitivity of the TFT current to threshold voltage in saturation. In the high-field regime ͑subscript "high-V GS "͒, ⌬V T is logarithmic in time 2,7 ͑B and t 0 are constants͒.
For our standard TFTs, t 0 = 4.7 s and B = 5.8ϫ 10 −4 V −1 . The high field lifetime is found from Eqs. ͑5͒ and ͑1a͒ 10%,lin,high-V GS Ϸ t 0 exp͑0.1/BV GS ͒. ͑6͒
When both degradation mechanisms are important, 10% may be calculated numerically
This model fits the data quantitatively ͑Fig. 2͒. We now show that the two lifetime regimes are present for other a-Si:H TFT fabrication technologies. The quality of a-Si:H may be improved by "in situ" removal of weak Si-Si bonds by hydrogen dilution during the PECVD of a-Si:H and a back-channel passivated TFT structure. 3, 4 The improved a-Si:H ͑improved process A͒, improves the lifetime at high channel sheet resistance ͑red triangles in Fig. 4͒ , as a result of a lower defect creation rate in the improved a-Si:H. Improving the quality of the gate nitride as well ͑improved process B͒ further improves the lifetime at both high and low channel sheet resistance ͑red squares in Fig. 4͒ . This was achieved by using a deposition temperature of 350°C and hydrogen dilution during the PECVD of the gate nitride for the in situ removal of weakly bonded Si atoms. 8 The improvement at high fields is due to lower charge trapping in the improved nitride as a result of a lower density of nitride traps. The improvement at low-fields may be due to an improved a-Si:H quality close to the a-Si:H/nitride interface. Since a-Si:H is deposited after the gate nitride, the quality of a-Si:H may be affected by that of the nitride underneath it. 
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For both improved processes, the two distinct lifetime regimes are clearly evident. A low gate voltage of ϳ7.5 V ͑V GS − V T0 = 5.3 V and R sheet =10 M⍀ / ᮀ͒ is required for driving high quality OLEDs at a luminance of 1000 Cd/ m 2 in a typical AM-OLED design. 9 The current degradation of the improved a-Si:H TFTs at this drive condition is plotted in Fig. 1 ͑V T0 = 2.4Ϯ 0.2 V and 2.6Ϯ 0.2 V for the improved processes A and B, respectively͒. The threshold voltage shifts are extracted from the current degradation and extrapolated based on Eq. ͑3͒ ͑including the 2/3 factor͒ using linear least squares fits ͑LSFs͒ ͑Fig. 3͒. These fits are then used to extrapolate the current degradation in Fig. 1 using Eq. ͑1b͒. The upper and lower error bounds corresponding to the standard deviation of errors in the LSF ͑+ and −͒ are also plotted for the improved process B. An upper error bound of +2.2 corresponds to 2 and 1000 yr of lifetime for 10% and 50% current decay, respectively. Assuming a normal distribution of errors, the +2.2 bound indicates a confidence of ϳ99% ͑ϳ1% error͒ in prediction.
Converting the published plots of threshold voltage shift versus time to current decay for a-Si:H TFTs reported in the literature 2, 5, [10] [11] [12] [13] shows that at low fields ͑high channel sheet resistances͒, the lifetimes of our standard a-Si:H TFTs ͑red circles in Fig. 4͒ and those reported in the literature ͑green symbols in Fig. 4͒ are comparable. Our improved a-Si:H TFTs have significantly higher lifetimes. This improvement is due to low defect creation rates in a-Si:H as indicated from both small values of ␤ ͑0.22 and 0.26 for the improved processes A and B, respectively, versus 0.45 for the standard process͒ and large values of 0 ͑1.1ϫ 10 8 and 4 ϫ 10 10 , versus 2.8ϫ 10 6 s͒ extracted from the fits in Fig. 3 . The low ␤ of the improved TFTs physically corresponds to a sharper low energy tail of the distribution of bond energies, i.e., a lower density of weak bonds and thus a more stable material. 14, 15 The large 0 implies a lower attempt frequency for bond breaking, 15, 16 indicating a larger localization length of the electron wave-function and stronger Si-Si bonds. 16 The presented lifetime comparison framework can be applied to other TFT technologies as well. The lifetimes of various TFTs reported in the literature TFTs are compared in Fig. 4 . These lifetimes were determined by inspecting the published plots of TFT current decay versus time or converting the published plots of TFT threshold voltage shift versus time to plots of current decay, using Eq. ͑1a͒ or ͑1b͒ and extrapolation when necessary. Organic devices ͑blue symbols͒ [17] [18] [19] generally fall to the right due to their low mobilities and in the best case have a lifetime of ϳ3 days at 12.8 M⍀ / ᮀ. Metal-oxide devices ͑brown symbols͒ [20] [21] [22] [23] with low mobilities ͑ϳ1 cm 2 / V s͒ have channel sheet resistance values close to that of a-Si:H and those with higher mobilities ͑10-15 cm 2 / V s͒ fall to the left, with a highest lifetime of ϳ100 days at 130 K⍀ / ᮀ.
In summary, at low channel electron density, the lifetime of a-Si:H TFTs is independent of the channel sheet resistance. In contrast, at high channel electron density, the lifetime decays with decreasing the channel sheet resistance. At high channel sheet resistance, the extrapolated TFT lifetime can be raised to over 2 and 1000 yr for 10% and 50% current decay, respectively. This was achieved by including hydrogen dilution during growth to improve the quality of a-Si:H and the gate nitride.
